esp32でmmd
-
Updated
Feb 2, 2019 - C
#
fpu
Here are 51 public repositories matching this topic...
IEEE 754 single and double precision floating point library in systemverilog and vhdl
asic fpga hardware vhdl verification riscv systemverilog floating-point newton-raphson fpu fused-multiply-add single-precision-floating-point double-precision-floating-point
-
Updated
Apr 28, 2026 - VHDL
IEEE 754 single precision floating point library in systemverilog and vhdl
asic fpga hardware vhdl verification riscv systemverilog floating-point newton-raphson fpu fused-multiply-add single-precision-floating-point
-
Updated
Apr 28, 2026 - VHDL
Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)
arm fpga aes prototyping verilog custom-ip cortex-m0 fpu designstart research-enablement research-enablement-kit semiconductor-research
-
Updated
Jun 13, 2025
A chisel3 wrapper for pulp-platform/fpnew
-
Updated
Apr 10, 2020 - SystemVerilog
This repository contains an assembly program written in AT&T syntax called FPU-Analyzer. The program analyzes a series of floating-point numbers and calculates their sum and average.
-
Updated
Aug 6, 2023 - Assembly
X86-64 bilateral instruction tokenizer implemented in C. Supports the following processor extensions: AES, AVX, AVX2, AVX512, FMA, MMX, SSE, SSE2, SSE3, SSE4, x87(FPU), VMX. In order to ease testing, a diassembler which transforms tokens into compilable assembly (for NASM compiler) has been implemented.
aes x86-64 tokenizer disassembler avx sse avx2 sse2 software-analysis nasm fma avx512 sse3 vmx x87 mmx fpu sse4
-
Updated
Oct 2, 2022 - C
A 5-stage pipelined RV32IMF RISC-V SoC optimized for FPGA (Nexys Video/4-DDR). Features a custom IEEE-754 FPU, interrupt-driven UART, and various peripherals.
-
Updated
Mar 17, 2026 - C
IEEE-754 Compliant Floating Point Unit (FPU)
rust systemverilog fpu floating-point-substraction floating-point-adder floating-point-multiplier floating-point-divider
-
Updated
May 21, 2026 - SystemVerilog
Mirror of VFLOAT from https://coe.northeastern.edu/Research/rcl/projects/floatingpoint/index.html
-
Updated
Oct 30, 2021 - VHDL
Proof of concept connecting ATmega644 with the good old 80287 math coprocessor
-
Updated
Jul 3, 2018 - C
Foreval is parser, compiler and evaluator of mathematical expressions in run-time with support complex numbers. After parsing and building tree of expression is perform optimization and compiling into x86-32 instructions and returns address of compiled expression. For expressions can by finding derivatives by symbolic or numerical differentiation.
delphi pascal compiler math-expressions scientific-computing complex-numbers expression-parser expression-evaluator math-parser x86-32 symbolic-differentiation fpu math-expression-parser math-compiler x86-assembly symbolic-derivative math-expression-compiler expression-compier evaluate-expression numeric-differentiation
-
Updated
May 24, 2026 - Pascal
This is a modified version of the 32-bit MIPS microprocessor. Please refer to "manual.pdf" for more information.
-
Updated
Jan 23, 2017 - SystemVerilog
DCPU-16 emulator
-
Updated
Feb 18, 2022 - C
Improve this page
Add a description, image, and links to the fpu topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the fpu topic, visit your repo's landing page and select "manage topics."